
20
ATmega161(L)
1228C–AVR–08/02
Note: 1. Reserved and unused locations are not shown in this table.
$1C ($3C) EECR EEPROM Control Register
$1B($3B) PORTA Data Register, Port A
$1A ($3A) DDRA Data Direction Register, Port A
$19 ($39) PINA Input Pins, Port A
$18 ($38) PORTB Data Register, Port B
$17 ($37) DDRB Data Direction Register, Port B
$16 ($36) PINB Input Pins, Port B
$15 ($35) PORTC Data Register, Port C
$14 ($34) DDRC Data Direction Register, Port C
$13 ($33) PINC Input Pins, Port C
$12 ($32) PORTD Data Register, Port D
$11 ($31) DDRD Data Direction Register, Port D
$10 ($30) PIND Input Pins, Port D
$0F ($2F) SPDR SPI I/O Data Register
$0E ($2E) SPSR SPI Status Register
$0D ($2D) SPCR SPI Control Register
$0C ($2C) UDR0 UART0 I/O Data Register
$0B ($2B) UCSR0A UART0 Control and Status Register
$0A ($2A) UCSR0B UART0 Control and Status Register
$09 ($29) UBRR0 UART0 Baud Rate Register
$08 ($28) ACSR Analog Comparator Control and Status Register
$07 ($27) PORTE Data Register, Port E
$06 ($26) DDRE Data Direction Register, Port E
$05 ($25) PINE Input Pins, Port E
$03 ($23) UDR1 UART1 I/O Data Register
$02 ($22) UCSR1A UART1 Control and Status Register
$01 ($21) UCSR1B UART1 Control and Status Register
$00 ($20) UBRR1 UART1 Baud Rate Register
Table 1. ATmega161 I/O Space
(1)
(Continued)
I/O Address
(SRAM Address) Name Function
Comentarios a estos manuales