Rainbow-electronics ATmega128L Manual de usuario Pagina 236

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 331
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 235
236
ATmega128(L)
2467B09/01
The ADC Data Register
ADCL and ADCH
ADLAR = 0:
ADLAR = 1:
When an ADC conversion is complete, the result is found in these two registers. If differ-
ential channels are used, the result is presented in twos complement form.
When ADCL is read, the ADC Data Register is not updated until ADCH is read. Conse-
quently, if the result is left adjusted and no more than 8-bit precision (7-bit + sign bit for
differential input channels) is required, it is sufficient to read ADCH. Otherwise, ADCL
must be read first, then ADCH.
The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is
read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared
(default), the result is right adjusted.
ADC9:0: ADC Conversion Result
These bits represent the result from the conversion, as detailed in
“ADC Conversion
Result” on page 231
.
Table 98. ADC Prescaler Selections
ADPS2 ADPS1 ADPS0 Division Factor
000 2
001 2
010 4
011 8
100 16
101 32
110 64
111 128
Bit 151413121110 9 8
––––––ADC9 ADC8 ADCH
ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 ADCL
76543210
Read/WriteRRRRRRRR
RRRRRRRR
Initial value00000000
00000000
Bit 151413121110 9 8
ADC9 ADC8 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADCH
ADC1 ADC0 ––––––ADCL
76543210
Read/WriteRRRRRRRR
RRRRRRRR
Initial value00000000
00000000
Vista de pagina 235
1 2 ... 231 232 233 234 235 236 237 238 239 240 241 ... 330 331

Comentarios a estos manuales

Sin comentarios