Rainbow-electronics ATmega128L Manual de usuario Pagina 137

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 331
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 136
137
ATmega128(L)
2467B09/01
ICF3 is automatically cleared when the Input Capture 3 interrupt vector is executed.
Alternatively, ICF3 can be cleared by writing a logic one to its bit location.
Bit 4 - OCF3A: Timer/Counter 3, Output Compare A Match Flag
This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Out-
put Compare Register A (OCR3A).
Note that a forced output compare (FOC3A) strobe will not set the OCF3A flag.
OCF3A is automatically cleared when the Output Compare Match 3 A interrupt vector is
executed. Alternatively, OCF3A can be cleared by writing a logic one to its bit location.
Bit 3 - OCF3B: Timer/Counter 3, Output Compare B Match Flag
This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Out-
put Compare Register B (OCR3B).
Note that a forced output compare (FOC3B) strobe will not set the OCF3B flag.
OCF3B is automatically cleared when the Output Compare Match 3 B interrupt vector is
executed. Alternatively, OCF3B can be cleared by writing a logic one to its bit location.
Bit 2 - TOV3: Timer/Counter 3, Overflow Flag
The setting of this flag is dependent of the WGM3:0 bits setting. In normal and CTC
modes, the TOV3 flag is set when the timer overflows. Refer to
Table 52 on page 99 for
the TOV3 flag behavior when using another WGM3:0 bit setting.
TOV3 is automatically cleared when the Timer/Counter 3 Overflow interrupt vector is
executed. Alternatively, OCF3B can be cleared by writing a logic one to its bit location.
Bit 1 - OCF3C: Timer/Counter 3, Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Out-
put Compare Register C (OCR3C).
Note that a forced output compare (FOC3C) strobe will not set the OCF3C flag.
OCF3C is automatically cleared when the Output Compare Match 3 C interrupt vector is
executed. Alternatively, OCF3C can be cleared by writing a logic one to its bit location.
Bit 0 - OCF1C: Timer/Counter 1, Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Out-
put Compare Register C (OCR1C).
Note that a forced output compare (FOC1C) strobe will not set the OCF1C flag.
OCF1C is automatically cleared when the Output Compare Match 1 C interrupt vector is
executed. Alternatively, OCF1C can be cleared by writing a logic one to its bit location.
Vista de pagina 136
1 2 ... 132 133 134 135 136 137 138 139 140 141 142 ... 330 331

Comentarios a estos manuales

Sin comentarios