Rainbow-electronics MAX1329 Manual de usuario descargar pdf (Pagina 61)

MAX1329/MAX1330

12-/16-Bit DASs with ADC, DACs, DPIOs, APIOs,

Reference, Voltage Monitors, and Temp Sensor

______________________________________________________________________________________ 61

MSB

NAME VM1A VM1B VM2 ADD AFF ACF GTA LTA

DEFAULT 0*0*000000

NAME APR4 APR3 APR2 APR1 APF4 APF3 APF2 APF1

DEFAULT 00000000

LSB

NAME DPR4 DPR3 DPR2 DPR1 DPF4 DPF3 DPF2 DPF1

DEFAULT 00000000

The default states for VM1A and VM1B are 0. However, at power-up, the voltage monitor asserts VM1A and VM1B.

GTA: ADC Greater-Than (GT) Alarm Status bit (default

= 0). GTA = 1 indicates that ADC GT alarm has been

tripped. The GTA bit clears to 0 by reading the Status

LTA: ADC Less-Than (LT) Alarm Status bit (default = 0).

LTA = 1 indicates that the ADC LT alarm has been

tripped. The LTA bit clears to 0 by reading the Status

APR<4:1>: APIO Rising-Edge Status bit (default = 0). A

logic-high in the APR<4:1> bits indicate that a rising

edge has been detected on the corresponding APIO_.

APR_ clears to 0 when the Status register is read.

APF<4:1>: APIO Falling-Edge Status bit (default = 0). A

logic-high in the APF<4:1> bits indicate that a falling

edge has been detected on the corresponding APIO_.

APF_ clears to 0 when the Status register is read.

DPR<4:1>: DPIO Rising-Edge Status bit (default = 0). A

logic-high in the DPR<4:1> bits indicate that a rising

edge has been detected on the corresponding DPIO_.

DPR_ clears to 0 when the Status register is read.

DPF<4:1>: DPIO Falling-Edge Status bit (default = 0). A

logic-high in the DPF<4:1> bits indicate that a falling

edge has been detected on the corresponding DPIO_.

DPF_ clears to 0 when the Status register is read.

1 2 ... 56 57 58 59 60 61 62 63 64 65 66 ... 77 78

Sin comentarios

Rainbow-electronics MAX1329 Manual de usuario Pagina 61