Rainbow-electronics AT89C5122 Manual de usuario Pagina 72

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 213
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 71
72
AT8xC5122/23
4202E–SCR–06/06
Power-on and Power-off FSM The Power-on Power-off Finite State Machine (FSM) applies the signals on the smart
card in accordance with ISO7816-3 standard. It conducts the Activation (Cold Reset and
Warm Reset as well as De-Activation) it also manages the exception conditions such as
overcurrent (see DC/DC Converter)
To be able to power on the SCIB, the card presence is mandatory. Upon detectection of
a card presence, the Terminal initiate a Cold Reset Activation.
The Cold Reset Activation Terminal procedure is as follow and the Figure 37. Timing
indications are given according to ISO IEC 7816
RESET= Low , I/O in the receive state
Power Vcc (see DC/DC Converter)
Once Vcc is established, apply Clock at time Ta
Maintain Reset Low until time Ta+tb (tb< 400 clocks)
Monitor The I/O line for the Answer To Reset (ATR) between 400 and 40000
clock cycles after Tb. ( 400 clocks < tc < 40000clocks)
Figure 37. SCIB Activation Cold Reset Sequence after a Card Insertion
The Warm Reset Activation Terminal procedure is as follow and the Figure 38
Vcc active, Reset = High, CLK active
Terminal drive Reset low at time T to initiate the warm Reset. Reset=0
maintained for at least 400 clocks until time Td = T+te (400 clocks < te)
Terminal keep the IO line in receive state
Terminal drive Reset high after at least 400 clocks at time Td
ICC shall respond with an ATR within 40000 clocks (tf<40000 clocks)
Figure 38. SCIB Activation Warm Reset Sequence
CVCC
CRST
CCLK
CIO
DataUndefined
Ta Ta+tb
Tb+tc
CVCC
CRST
CCLK
CIO
Data
T Td=T + te
Td + tf
Undefined
Vista de pagina 71
1 2 ... 67 68 69 70 71 72 73 74 75 76 77 ... 212 213

Comentarios a estos manuales

Sin comentarios