Rainbow-electronics ATmega8HVD Manual de usuario Pagina 108

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 168
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 107
108
8052B–AVR–09/08
ATmega4HVD/8HVD
20.7 Battery Protection CPU Interface
The Battery Protection CPU Interface is illustrated in Figure 20-2.
Figure 20-2. Battery Protection CPU Interface
Each protection originating from the Current Battery Protection module has an Interrupt Flag.
All enabled flags are combined into a single battery protection interrupt request to the CPU.
This interrupt can wake up the CPU from any operation mode, except Power-off. The interrupt
flags are cleared by writing a logic ‘1’ to their bit locations from the CPU. An interrupt event for
the External Protection Input can be generated by enabling the external interrupt for the input
port.
Note that there are neither flags nor status bits indicating that the chip has entered the Power
Off mode. This is because the CPU is powered down in this mode. The CPU will, however be
able to detect that it came from a Power-off situation by monitoring CPU reset flags when it
resumes operation.
20.8 Register Description
20.8.1 BPPLR – Battery Protection Parameter Lock Register
Bit 7:2 – Res: Reserved Bits
These bits are reserved and will always read as zero.
3
/
3
/
3
/
Interrupt
Request
Interrupt
Acknowledge
FET
Control
Current
Battery
Protection
Battery Protection
Control Register
Battery Protection
Timing Register
Battery Protection
Level Register
Battery Protection
Parameter Lock
Register
GND
NI
LOCK?
LOCK? LOCK?
8-BIT DATA BUS
Power-off
Battery
Protection
Interrupt
Register
Battery
Protection
EXTPROT
Bit 76543210
BPPLE BPPL BPPLR
Read/Write R R R R R R R/W R/W
Initial Value 0 0 0 0 0 0 0 0
Vista de pagina 107
1 2 ... 103 104 105 106 107 108 109 110 111 112 113 ... 167 168

Comentarios a estos manuales

Sin comentarios