
7
4958AS–AUTO–09/06
ATA6285/ATA6286 [Preliminary]
3. Low Power AVR 8-bit Microcontroller
3.1 Features
• High Performance, Extremely Low Power AVR 8-bit Microcontroller
• Advanced RISC Architecture
– 131 Powerful Instructions
–32 × 8 General Purpose Working Registers
– Fully Static Operation
– On-chip 2-cycle Multiplier
• Non-volatile Program and Data Memories
– 8 Kbytes of In-system Self-programmable Flash
– Optional Boot Code Section with Independent Lock Bits
– 320 (256 + 64) Bytes EEPROM
– 512 Bytes Internal SRAM
– Programming Lock for Software Security
• Peripheral Features
– Programmable Watchdog/Interval Timer with Separate, Internally Calibrated and Extremely
Low-power Oscillator
– Two 16-bit Timer/Counter with Compare Mode, Capture Mode, and On-chip Digital Data
Modulator Circuitry
– Integrated On-chip Temperature Sensor with Thermal Shutdown Function
– Sensor Interface for External Pressure Sensor and XZ- Motion Sensor
– Highly Sensitive 1D LF-receiver
– Programmable Voltage Monitor
– System Clock Management and Clock Monitoring
– Master/Slave SPI Serial Interface
– Integrated Debug-Wire-Interface
– Interrupt and Wake-up on Pin Change
• Special Microcontroller Features
– Power-on Reset and Programmable Brown-out Detection
– Internal Calibrated RC Oscillator
– External and Internal Interrupt Sources
– Three Sleep Modes: Idle, Sensor Noise Reduction, and Power-down
• I/O and Package
– 15 Programmable I/O Lines
3.2 Overview
The embedded core is an extremely low-power CMOS 8-bit microcontroller based on the AVR
enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AVR
core achieves throughputs approaching 1 MIPS per MHz allowing the designer to optimize
power consumption versus processing speed.
Comentarios a estos manuales