MAX7311
2-Wire-Interfaced 16-Bit I/O Port Expander
with Interrupt
_______________________________________________________________________________________ 3
Note 1: All parameters are 100% production tested at T
A
= +25°C. Specifications over temperature are guaranteed by design.
Note 2: Minimum SCL clock frequency is limited by the MAX7311 bus timeout feature, which resets the serial bus interface if either
SDA or SCL is held low for a minimum of 25ms. Disable bus timeout feature for DC operation.
Note 3: A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V
IL
of the SCL
signal) in order to bridge the undefined region SCL’s falling edge.
Note 4: C
B
= total capacitance of one bus line in pF.
Note 5: The maximum t
F
for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage t
F
is
specified at 250ns. This allows series protection resistors to be connected between the SDA and SCL pins and the
SDA/SCL bus lines without exceeding the maximum specified t
F
.
Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
DC ELECTRICAL CHARACTERISTICS (continued)
(V
+
= 2V to 5.5V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
+
= 3.3V, T
A
= +25°C.) (Note 1)
AC ELECTRICAL CHARACTERISTICS
(V
+
= 2V to 5.5V, T
A
= -40°C to +125°C, unless otherwise noted.) (Note 1)
Comentarios a estos manuales