Rainbow-electronics AT25F4096 Manual de usuario

Busca en linea o descarga Manual de usuario para Almacenamiento Rainbow-electronics AT25F4096. Rainbow Electronics AT25F4096 User Manual Manual de usuario

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 17
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 0
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
Datasheet describes Mode 0 Operation
20 MHz Clock Rate
Byte Mode and 256-byte Page Mode for Program Operations
Sector Architecture:
Eight Sectors with 64K Bytes Each (4M)
256 Pages per Sector
Product Identification Mode
Low-voltage Operation
2.7 (V
CC
= 2.7V to 3.6V)
Sector Write Protection
Protect 1/8, 1/4, 1/2 or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
both Hardware and Software Data Protection
Self-timed Program Cycle (30 µs/Byte Typical)
Self-timed Sector Erase Cycle (1 second/Sector Typical)
Single Cycle Reprogramming (Erase and Program) for Status Register
High Reliability
Endurance: 10,000 Write Cycles Typical
8-lead EIAJ SOIC
Description
The AT25F4096 provides 4,194,304 bits of serial reprogrammable Flash memory
organized as 524,288 words of 8 bits each. The device is optimized for use in many
industrial and commercial applications where low-power and low-voltage operation
are essential. The AT25F4096 is available in a space-saving 8-lead EIAJ SOIC
package.
SPI Serial
Memory
4M (524,288 x 8)
AT25F4096
Advance
Information
2454C–SEEPR–8/04
Pin Configurations
Pin Name Function
CS
Chip Select
SCK Serial Data Clock
SI Serial Data Input
SO Serial Data Output
GND Ground
VCC Power Supply
WP
Write Protect
HOLD
Suspends Serial Input
8-lead EIAJ SOIC
1
2
3
4
8
7
6
5
CS
SO
WP
GND
VCC
HOLD
SCK
SI
Vista de pagina 0
1 2 3 4 5 6 ... 16 17

Indice de contenidos

Pagina 1 - Information

Features• Serial Peripheral Interface (SPI) Compatible• Supports SPI Modes 0 (0,0) and 3 (1,1)– Datasheet describes Mode 0 Operation• 20 MHz Clock Rat

Pagina 2 - Absolute Maximum Ratings*

10AT25F4096 [Advance Information] 2454C–SEEPR–8/04first. The AT25F4096 will automatically return to the write disable state at the completion of the

Pagina 3 - Pin Capacitance

11 AT25F4096 [Advance Information]2454C–SEEPR–8/04Timing Diagrams (for SPI Mode 0 (0, 0))Synchronous Data TimingWREN TimingWRDI TimingSOVOHVOLHI-ZHI-

Pagina 4

12AT25F4096 [Advance Information] 2454C–SEEPR–8/04RDSR TimingWRSR TimingREAD TimingCSSCK0123456789101112131415SIINSTRUCTIONSO76543210DATA OUTMSBHIGH

Pagina 5 - Description

13 AT25F4096 [Advance Information]2454C–SEEPR–8/04PROGRAM TimingHOLD TimingSECTOR ERASE TimingCSSCKSISO3-BYTE ADDRESS1st BYTE DATA-IN256th BYTE DATA-

Pagina 6 - SPI Serial Interface

14AT25F4096 [Advance Information] 2454C–SEEPR–8/04CHIP ERASE TimingRDID TimingXX = Don’t Care bit12 13 14 15 16 17 18 1919XMANUFACTURERCODE (ATMEL)23

Pagina 7 - Functional

15 AT25F4096 [Advance Information]2454C–SEEPR–8/04Ordering InformationOrdering Code Package Operation RangeAT25F4096W-10SU-2.7 8S2 Lead-Free/Halogen-

Pagina 8

16AT25F4096 [Advance Information] 2454C–SEEPR–8/04Package Information8S2 – EIAJ SOIC2325 Orchard ParkwaySan Jose, CA 95131TITLEDRAWING NO.RREV. 8S2

Pagina 9

Printed on recycled paper.Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Co

Pagina 10 - 2454C–SEEPR–8/04

2AT25F4096 [Advance Information] 2454C–SEEPR–8/04The AT25F4096 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consis

Pagina 11 - WRDI Timing

3 AT25F4096 [Advance Information]2454C–SEEPR–8/04Note: 1. This parameter is characterized and is not 100% tested.Note: 1. VIL and VIH max are referen

Pagina 12 - RDSR Timing

4AT25F4096 [Advance Information] 2454C–SEEPR–8/04Notes: 1. The programming time for n bytes will be equal to n x tBPC.2. This parameter is characteri

Pagina 13 - X = Don’t Care bit

5 AT25F4096 [Advance Information]2454C–SEEPR–8/04Serial Interface DescriptionMASTER: The device that generates the serial clock.SLAVE: Because the Se

Pagina 14

6AT25F4096 [Advance Information] 2454C–SEEPR–8/04SPI Serial InterfaceMASTER:MICROCONTROLLERSLAVE:AT25F4096DATA OUT (MOSI)DATA IN (MISO)SERIAL CLOCK (

Pagina 15 - Ordering Information

7 AT25F4096 [Advance Information]2454C–SEEPR–8/04Functional DescriptionThe AT25F4096 is designed to interface directly with the synchronous serial pe

Pagina 16 - Package Information

8AT25F4096 [Advance Information] 2454C–SEEPR–8/04READ PRODUCT ID (RDID): The RDID instruction allows the user to read the manufac-turer and product I

Pagina 17 - Regional Headquarters

9 AT25F4096 [Advance Information]2454C–SEEPR–8/04order to write the status register, the device must first be write enabled via the WREN instruction.

Comentarios a estos manuales

Sin comentarios