MAX1108/MAX1109
Single-Supply, Low-Power,
2-Channel, Serial 8-Bit ADCs
______________________________________________________________________________________ 15
CS does not need to be held low once a conversion is
started. Pulling CS high prevents data from being
clocked into the MAX1108/MAX1109 and three-states
DOUT, but it does not adversely affect an internal
clock-mode conversion already in progress. In this
mode, data can be shifted in and out of the
MAX1108/MAX1109 at clock rates up to 2MHz, provid-
ed that the minimum acquisition time (t
ACQ
) is kept
above 1µs.
Quick Look
To quickly evaluate the MAX1108/MAX1109’s analog
performance, use the circuit of Figure 9. The device
requires a control byte to be written to DIN before each
conversion. Tying CS to GND and DIN to V
DD
feeds in
control bytes of FFH. In turn, this triggers single-ended,
unipolar conversions on CH0 in relation to COM in
external clock mode without powering down between
conversions. Apply an external 50kHz to 500kHz clock
Comentarios a estos manuales