Rainbow-electronics DS1216 Manual de usuario descargar pdf (Pagina 3)

DS1216

3 of 13

After the pattern match, the next 64 reads and/or writes are directed to the clock, and the RAM is

disabled. Once the pattern is established, the next 64 read/write cycles will be directed to the RTC

registers. When power is cycled, 64 reads should be executed prior to any writes to ensure that the RTC

registers are not written. A pattern match is ignored if the RST bit is zero and the RST pin goes low

during the match sequence. A pattern match is also terminated if a read occurs during the 64-bit match

sequence.

PATTERN MATCH—RAM

Data transfer to and from the timekeeping registers is accomplished with a serial bit stream under control

of chip enable (

CE ), output enable ( OE ), and write enable ( WE ). Initially, a read cycle to any memory

location using the

CE and OE control of the SmartWatch starts the pattern recognition sequence by

moving a pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are

executed using the CE and WE control of the SmartWatch. These 64 write cycles are used only to gain

access to the SmartWatch. Therefore, any address to the memory in the socket is acceptable. However,

the write cycles generated to gain access to the SmartWatch are also writing data to a location in the

mated RAM. The preferred way to manage this requirement is to set aside just one address location in

RAM as a SmartWatch scratch pad. When the first write cycle is executed, it is compared to bit 0 of the

64-bit comparison register. If a match is found, the pointer increments to the next location of the

comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance

and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition,

the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues

for 64 write cycles as described above until all the bits in the comparison register have been matched (this

bit pattern is shown in Figure 1). With a correct match for 64 bits, the SmartWatch is enabled and data

transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the SmartWatch

to either receive or transmit data on DQ0, depending on the level of the OE pin or the WE pin. Cycles to

other locations outside the memory block can be interleaved with CE cycles without interrupting the

pattern recognition sequence or data transfer sequence to the SmartWatch.

PATTERN MATCH—ROM

Communication with the SmartWatch is established by pattern recognition of a serial bit stream of 64 bits

that must be matched by executing 64 consecutive write cycles, placing address bit A2 low with the

proper data on address bit A0. The 64 write cycles are used only to gain access to the SmartWatch. Prior

to executing the first of 64 write cycles, a read cycle should be executed by holding A2 high. The read

cycle will reset the comparison register pointer within the SmartWatch, ensuring the pattern recognition

starts with the first bit of the sequence. When the first write cycle is executed, it is compared to bit 0 of

the 64-bit comparison register. If a match is found, the pointer increments to the next location of the

comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance

and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition,

the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues

for a total of 64 write cycles as described above, until all the bits in the comparison register have been

matched (this bit pattern is shown in Figure 1). With a correct match for 64 bits, the SmartWatch is

enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause

the SmartWatch to either receive data on data in (A0) or transmit data on data out (DQ0), depending on

the level of /WRITE READ (A2).

1 2 3 4 5 6 7 8 ... 12 13

Comentarios a estos manuales

Sin comentarios

Asus BT6130 F7737 User Manual (80 pages)

Brand: Asus | Category: PC/workstation barebones | Size: 6.54 MB |

Ordinateur de bureau ASUS

Troisième édition

Décembre 2012

Table des matières

Avis d’Industrie Canada

Déclaration de classe B VCCI

Consignes de sécurité

Contenu de la boîte

Chapitre 1

Français

Chapitre 2

Chapitre 3

Utiliser une souris

Utiliser un clavier

Chapitre 4

Chapitre 5

Chapitre 6

RJ-45 cable

Chapitre 7

Chapitre 8

ASUS BT6130

Depuis l’écran d’accueil

Depuis le Bureau

Informations de contact ASUS

More products and manuals for PC/workstation barebones Asus

Models	Document Type
M32BC 9584	User Manual ASUS M32BC 9584 User's Manual, 40 pages
M70AD G8553	User Manual ASUS M70AD G8553 User's Manual, 59 pages
M70AD TC8553	User Manual ASUS M70AD TC8553 User's Manual, 58 pages
S1	User Manual ASUS S1 User's Manual, 46 pages
M11AD DU8496	User Manual ASUS M11AD DU8496 User's Manual, 85 pages
BP7895	User Manual ASUS BP7895 User's Manual, 20 pages
D415MT 9998	User Manual ASUS D415MT 9998 User's Manual [da] , 90 pages
M32BF G9071	User Manual ASUS M32BF G9071 User's Manual, 82 pages
X205TA	User Manual ASUS X205TA User's Manual, 78 pages
M51AD R8828	User Manual ASUS M51AD R8828 User's Manual, 85 pages
UA6072	User Manual ASUS UA6072 User's Manual, 44 pages
Z97	User Manual ASUS Z97 User's Manual, 10 pages
CP6230 G8172	User Manual ASUS CP6230 G8172 User's Manual, 70 pages
RS700DA-E6/PS4 E6166	User Manual ASUS RS700DA-E6/PS4 E6166 User's Manual, 152 pages
M51AD ARB8828	User Manual ASUS M51AD ARB8828 User's Manual, 85 pages
G771JM NW9330	User Manual ASUS G771JM NW9330 User's Manual, 142 pages
K30AM-J F9380	User Manual ASUS K30AM-J F9380 User's Manual, 76 pages
BG7685	User Manual ASUS BG7685 User's Manual, 90 pages
BT6130 F6983	User Manual ASUS BT6130 F6983 User's Manual, 51 pages
T100TA	User Manual ASUS T100TA User's Manual, 100 pages